Home » Journal » Paper (Page 2)

Category Archives: Paper

Paper accepted at IEEE Transactions on VLSI

The paper entitled “Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications”, written by Joaquín Gracia-Morán, Luis J. Saiz-Adalid, Daniel Gil-Tomás, and Pedro J. Gil-Vicente has been accepted at the IEEE Transactions on VLSI. Abstract: Currently, faults suffered by SRAM memory systems have increased due to the aggressive CMOS integration density. Thus, the probability [...]

Continue Reading →